Logo
Explore Help
Sign In
wu-arch/chipyard
1
0
Fork 0
You've already forked chipyard
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
e4b35f45fa74bc6513b1a556a83fcc6f4f838e75
chipyard/docs/VLSI
History
Harrison Liew 83764d3329 [skip ci] add power-rtl and power-syn targets
2023-02-09 13:01:08 -08:00
..
Advanced-Usage.rst
[skip ci] add power-rtl and power-syn targets
2023-02-09 13:01:08 -08:00
ASAP7-Tutorial.rst
[skip ci] update some docs, merge VLSI_RTL and VLSI_BB into one
2023-02-06 12:31:00 -08:00
Basic-Flow.rst
[skip ci] trying ENABLE_CUSTOM_FIRRTL_PASS=1 for Yosys, clarify init script for private tech plugins
2023-02-06 12:31:39 -08:00
Building-A-Chip.rst
use pip within conda, update docs + links
2023-02-06 12:29:29 -08:00
Hammer.rst
use pip within conda, update docs + links
2023-02-06 12:29:29 -08:00
index.rst
skeleton for sky130 commercial vs open source tutorial
2022-09-02 17:17:17 -07:00
Sky130-Commercial-Tutorial.rst
[skip ci] update some docs, merge VLSI_RTL and VLSI_BB into one
2023-02-06 12:31:00 -08:00
Sky130-OpenROAD-Tutorial.rst
[skip ci] trying ENABLE_CUSTOM_FIRRTL_PASS=1 for Yosys, clarify init script for private tech plugins
2023-02-06 12:31:39 -08:00
Powered by Gitea Version: 1.25.3 Page: 26ms Template: 1ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API