49 lines
1.9 KiB
Scala
49 lines
1.9 KiB
Scala
package chipyard.fpga.arty100t
|
|
|
|
import chisel3._
|
|
|
|
import freechips.rocketchip.jtag.{JTAGIO}
|
|
import freechips.rocketchip.subsystem.{PeripheryBusKey}
|
|
import freechips.rocketchip.tilelink.{TLBundle}
|
|
import freechips.rocketchip.util.{HeterogeneousBag}
|
|
import freechips.rocketchip.diplomacy.{LazyRawModuleImp}
|
|
|
|
import sifive.blocks.devices.uart.{UARTPortIO, HasPeripheryUARTModuleImp, UARTParams}
|
|
import sifive.blocks.devices.jtag.{JTAGPins, JTAGPinsFromPort}
|
|
import sifive.blocks.devices.pinctrl.{BasePin}
|
|
|
|
import sifive.fpgashells.ip.xilinx.{IBUFG, IOBUF, PULLUP, PowerOnResetFPGAOnly}
|
|
|
|
import chipyard._
|
|
import chipyard.harness._
|
|
import chipyard.iobinders.JTAGChipIO
|
|
|
|
import testchipip._
|
|
|
|
class WithArty100TUARTTSI(uartBaudRate: BigInt = 115200) extends OverrideHarnessBinder({
|
|
(system: CanHavePeripheryUARTTSI, th: HasHarnessInstantiators, ports: Seq[UARTTSIIO]) => {
|
|
implicit val p = chipyard.iobinders.GetSystemParameters(system)
|
|
require(ports.size <= 1)
|
|
val ath = th.asInstanceOf[LazyRawModuleImp].wrapper.asInstanceOf[Arty100THarness]
|
|
ports.map({ port =>
|
|
ath.io_uart_bb.bundle <> port.uart
|
|
ath.other_leds(1) := port.dropped
|
|
ath.other_leds(9) := port.tsi2tl_state(0)
|
|
ath.other_leds(10) := port.tsi2tl_state(1)
|
|
ath.other_leds(11) := port.tsi2tl_state(2)
|
|
ath.other_leds(12) := port.tsi2tl_state(3)
|
|
})
|
|
}
|
|
})
|
|
|
|
class WithArty100TDDRTL extends OverrideHarnessBinder({
|
|
(system: CanHaveMasterTLMemPort, th: HasHarnessInstantiators, ports: Seq[HeterogeneousBag[TLBundle]]) => {
|
|
require(ports.size == 1)
|
|
val artyTh = th.asInstanceOf[LazyRawModuleImp].wrapper.asInstanceOf[Arty100THarness]
|
|
val bundles = artyTh.ddrClient.out.map(_._1)
|
|
val ddrClientBundle = Wire(new HeterogeneousBag(bundles.map(_.cloneType)))
|
|
bundles.zip(ddrClientBundle).foreach { case (bundle, io) => bundle <> io }
|
|
ddrClientBundle <> ports.head
|
|
}
|
|
})
|