Logo
Explore Help
Sign In
wu-arch/chipyard
1
0
Fork 0
You've already forked chipyard
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
c61fabd301575fce55f458c842eb507b7c43fa12
chipyard/fpga/src/main/scala
History
Jerry Zhao 89db2372c3 Merge remote-tracking branch 'origin/main' into tetheredsim
2023-05-31 21:55:09 -07:00
..
arty
Explicitly provide refClockFreqMHz to harnessClockInstantiator
2023-05-13 11:18:03 -07:00
arty100t
Switch to UARTTSIIO
2023-05-24 19:15:11 -07:00
vc707
Set number of idbits correctly for fpga ddr
2023-05-15 00:04:12 -07:00
vcu118
using dp(ExtTLMem).get.master.beatBytes to obtain MemoryBus data width
2023-05-27 18:12:56 +08:00
Powered by Gitea Version: 1.25.3 Page: 20ms Template: 1ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API