01238c8b7a
* [docs] rename config mixins -> fragments [ci skip] * [docs] cleanup naming | link similar sections [ci skip] * [boom] bump for mixin rename [ci skip] * [docs] cleanup capitalization [ci skip] * [docs] consistent config fragment naming [ci skip] * [boom] bump boom for documentation changes [ci skip] * [docs] update source comments [ci skip] * [docs] fix last config fragment name [ci skip] Co-Authored-By: alonamid <alonamid@eecs.berkeley.edu> Co-authored-by: alonamid <alonamid@eecs.berkeley.edu>
46 lines
1.2 KiB
ReStructuredText
46 lines
1.2 KiB
ReStructuredText
Customization
|
|
================================
|
|
|
|
These guides will walk you through customization of your system-on-chip:
|
|
|
|
- Contructing heterogenous systems-on-chip using the existing Chipyard generators and configuration system.
|
|
|
|
- How to include your custom Chisel sources in the Chipyard build system
|
|
|
|
- Adding custom RoCC accelerators to an existing Chipyard core (BOOM or Rocket)
|
|
|
|
- Adding custom MMIO widgets to the Chipyard memory system by Tilelink or AXI4, with custom Top-level IOs
|
|
|
|
- Standard practices for using keys, traits, and configs to parameterize your design
|
|
|
|
- Customizing the memory hierarchy
|
|
|
|
- Connect widgets which act as TileLink masters
|
|
|
|
- Adding custom blackboxed Verilog to a Chipyard design
|
|
|
|
We also provide information on:
|
|
|
|
- The boot process for Chipyard SoCs
|
|
|
|
- Examples of FIRRTL transforms used in Chipyard, and where they are specified
|
|
|
|
We recommend reading all these pages in order. Hit next to get started!
|
|
|
|
.. toctree::
|
|
:maxdepth: 2
|
|
:caption: Customization:
|
|
|
|
Heterogeneous-SoCs
|
|
Custom-Chisel
|
|
RoCC-or-MMIO
|
|
RoCC-Accelerators
|
|
MMIO-Peripherals
|
|
Keys-Traits-Configs
|
|
DMA-Devices
|
|
Incorporating-Verilog-Blocks
|
|
Memory-Hierarchy
|
|
Boot-Process
|
|
Firrtl-Transforms
|
|
IOBinders
|