Files
chipyard/verisim/.gitignore
2016-10-25 11:38:00 -07:00

6 lines
54 B
Plaintext

simulator-*
generated-src/
verilator/
DVEfiles/
*.log