39 lines
1.1 KiB
Scala
39 lines
1.1 KiB
Scala
package chipyard.fpga.vcu118
|
|
|
|
import chisel3._
|
|
import chisel3.experimental.{BaseModule}
|
|
|
|
import freechips.rocketchip.util.{HeterogeneousBag}
|
|
import freechips.rocketchip.tilelink.{TLBundle}
|
|
|
|
import sifive.blocks.devices.uart.{HasPeripheryUARTModuleImp, UARTPortIO}
|
|
import sifive.blocks.devices.spi.{HasPeripherySPI, SPIPortIO}
|
|
|
|
import chipyard._
|
|
import chipyard.harness._
|
|
import chipyard.iobinders._
|
|
|
|
/*** UART ***/
|
|
class WithUART extends HarnessBinder({
|
|
case (th: VCU118FPGATestHarnessImp, port: UARTPort) => {
|
|
th.vcu118Outer.io_uart_bb.bundle <> port.io
|
|
}
|
|
})
|
|
|
|
/*** SPI ***/
|
|
class WithSPISDCard extends HarnessBinder({
|
|
case (th: VCU118FPGATestHarnessImp, port: SPIPort) => {
|
|
th.vcu118Outer.io_spi_bb.bundle <> port.io
|
|
}
|
|
})
|
|
|
|
/*** Experimental DDR ***/
|
|
class WithDDRMem extends HarnessBinder({
|
|
case (th: VCU118FPGATestHarnessImp, port: TLMemPort) => {
|
|
val bundles = th.vcu118Outer.ddrClient.out.map(_._1)
|
|
val ddrClientBundle = Wire(new HeterogeneousBag(bundles.map(_.cloneType)))
|
|
bundles.zip(ddrClientBundle).foreach { case (bundle, io) => bundle <> io }
|
|
ddrClientBundle <> port.io
|
|
}
|
|
})
|