Files
chipyard/sims/verisim/.gitignore
2019-03-12 14:30:38 -07:00

4 lines
42 B
Plaintext

!.gitignore
!Makefile
!Makefrag-verilator