abejgonzalez
|
b7bc96b6d6
|
rename missing vcs/verilator names | fix ci path
|
2019-07-16 21:36:36 -07:00 |
|
abejgonzalez
|
b556bee0b9
|
rename to "Chipyard"
|
2019-06-23 22:47:23 -07:00 |
|
abejgonzalez
|
c160f597b7
|
spelling check | better heading for accelerators
|
2019-05-27 19:07:55 -07:00 |
|
abejgonzalez
|
0f34247378
|
add section on where to find verilog
|
2019-05-27 15:51:25 -07:00 |
|
abejgonzalez
|
dde22a969b
|
add more to docs | 1st spelling pass | more links | proper formatting
|
2019-05-27 15:29:09 -07:00 |
|
alonamid
|
7e1365f142
|
more docs skeleton
|
2019-05-17 14:33:58 -07:00 |
|
alonamid
|
d091fe8b22
|
fix docs
|
2019-05-16 00:41:33 -07:00 |
|
alonamid
|
f5c191871d
|
more docs
|
2019-05-16 00:26:32 -07:00 |
|