Logo
Explore Help
Sign In
wu-arch/chipyard
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions 37 Packages Projects Releases Wiki Activity
628 Commits 8 Branches 0 Tags
8fbf02c8fe703da109be194e5409ccf56816ba92
Commit Graph
12 Commits
Author SHA1 Message Date
Jerry Zhao ce94ca7840 Fix Makefile .vpd rules not generating .out 2019-09-13 01:52:23 -07:00
abejgonzalez f34a6fc523 reallow you to do -j for make | parallel ci runs 2019-08-30 23:14:33 -07:00
Jerry Zhao d363ad5a46 Fix tabs vs spaces in sims/verilator/Makefile 2019-08-29 23:04:06 -07:00
Jerry Zhao 71b3d7e1e6 Force verilator to produce fragmented cpp files 2019-08-29 18:50:43 -07:00
Howard Mao ed85e71c79 fix the way header files are handled by makefiles 2019-08-22 07:39:33 +08:00
Colin SchmidtandGitHub 520de19f86 Make waveforms precious (#204)
* Make waveforms precious
* Fix typo in run-binary-debug
2019-08-16 11:06:10 -07:00
abejgonzalez 5cedeea352 model verilator args after vcs make 2019-07-17 11:45:32 -07:00
abejgonzalez b7bc96b6d6 rename missing vcs/verilator names | fix ci path 2019-07-16 21:36:36 -07:00
abejgonzalez b0b4078801 rename files | only remove .h on blackbox files 2019-07-16 18:55:44 -07:00
abejgonzalez 27641bdffc Merge remote-tracking branch 'origin/dev' into filter-c-files 2019-07-16 16:56:58 -07:00
abejgonzalez 01f21900fe Merge remote-tracking branch 'origin/dev' into cleanup 2019-07-16 10:43:28 -07:00
abejgonzalez fd5a00a0ab rename sim dirs | add "fast" helper target | re-add -q flag 2019-07-15 16:51:17 -07:00
Powered by Gitea Version: 1.27.1 Page: 18ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API