abejgonzalez
|
72c0f4b3d3
|
Add GPIO Overlay
|
2020-09-13 16:37:20 -07:00 |
|
abejgonzalez
|
69bf39bf13
|
Added more overlays | Closer to bringup platform
|
2020-09-12 18:18:13 -07:00 |
|
abejgonzalez
|
382e5f1ae8
|
Add forgotten file
|
2020-09-11 17:02:22 -07:00 |
|
abejgonzalez
|
e98a0f172f
|
Connected UART nicely
|
2020-09-11 16:55:25 -07:00 |
|
abejgonzalez
|
56eead4053
|
NOT WORKING: VCU118 Commit
|
2020-09-08 17:04:56 -07:00 |
|
abejgonzalez
|
2580073d75
|
Comment cleanup
|
2020-09-07 15:30:21 -07:00 |
|
abejgonzalez
|
c49eef3224
|
Small cleanup to CY DigitalTop | Move E300 configs to unique folder
|
2020-09-07 15:26:30 -07:00 |
|
abejgonzalez
|
a8083aa570
|
First pass at fpga-shells with IOBinders
|
2020-09-07 11:48:27 -07:00 |
|
abejgonzalez
|
8eb807a2fd
|
Use DigitalTop in Platform | Use Chipyard BootRom
|
2020-09-04 18:56:32 -07:00 |
|
abejgonzalez
|
0656c5da4f
|
First pass on using CY make system
|
2020-09-03 20:29:19 -07:00 |
|
James Dunn
|
a8834c7766
|
First draft of local FPGA support, targeting ARTY. Able to build verilog and bitfile for Rocket + Chipyard GCD example. To test, add GCD mixin to fpga/src/main/scala/arty/Config.scala, run make -f Makefile.e300artydevkit verilog and make -f Makefile.e300artydevkit mcs in fpga directory. Output will be in fpga/build.
|
2020-09-02 12:48:44 -07:00 |
|