abejgonzalez
|
87e4090e38
|
bump boom | correct error on first cmd in pipe
|
2019-07-08 14:31:41 -07:00 |
|
abejgonzalez
|
cc0d33ee4d
|
updated permissive naming | small bugfix for vcd/vpd dumping
|
2019-05-20 17:19:46 -07:00 |
|
abejgonzalez
|
30d54a6851
|
readme addition | pipe out output | renamed output files
|
2019-05-20 17:12:22 -07:00 |
|
abejgonzalez
|
65d6a900c3
|
rename output | helper rules to run binaries
|
2019-05-20 16:15:08 -07:00 |
|
Jerry Zhao
|
340ed90652
|
Remove permissive flag for verisim
|
2019-05-11 19:59:49 -07:00 |
|
Jerry Zhao
|
cf9ef97676
|
Fix verilator clean
|
2019-05-07 23:05:13 -07:00 |
|
Jerry Zhao
|
2f2243df40
|
Minor Makefile fixes
|
2019-05-07 21:56:50 -07:00 |
|
abejgonzalez
|
4c3dc0889c
|
update make variable names | change hwacha to use its own generator
|
2019-04-24 00:43:44 -07:00 |
|
abejgonzalez
|
e4aa81b2f8
|
fix make clean
|
2019-04-18 14:25:37 -07:00 |
|
abejgonzalez
|
7d887b212c
|
align rebar with tip of project-template master | fixes build issues
|
2019-04-17 16:02:44 -07:00 |
|
abejgonzalez
|
c364869563
|
default to .gitignoring all files in verisim/vsim | read verilator.mk
|
2019-03-12 14:39:15 -07:00 |
|
abejgonzalez
|
2c246af110
|
rename makefiles | move verilog rule to common.mk
|
2019-03-12 14:39:15 -07:00 |
|
abejgonzalez
|
82273107c1
|
makefile changes/split | add scripts
|
2019-03-12 14:39:15 -07:00 |
|
alonamid
|
2def0dfea7
|
change dir structure
|
2019-03-12 14:30:38 -07:00 |
|