Hansung Kim
|
fd14987ccd
|
[ci] Add chipyard-coalescer-run-tests; fix needs field
|
2023-10-17 01:13:48 -07:00 |
|
Hansung Kim
|
201627fc10
|
[ci] Switch back to verilator
vcs has glibc version issues on illixr.
|
2023-10-17 01:10:50 -07:00 |
|
Hansung Kim
|
0860400b63
|
[ci] Add back prepare-chipyard-other
|
2023-10-17 00:21:46 -07:00 |
|
Hansung Kim
|
7cdf7ba4fc
|
[ci] Comment out chipyard-spike-gemmini-run-tests
|
2023-10-17 00:19:47 -07:00 |
|
Hansung Kim
|
c5a3e6472b
|
[ci] Add missing prepare step for gpu; trim other prepares
|
2023-10-17 00:18:38 -07:00 |
|
Hansung Kim
|
57273cc64a
|
Revert "switch to special fesvr" to fix ci
|
2023-10-17 00:12:47 -07:00 |
|
Hansung Kim
|
7870af3b8e
|
[ci] Add group/key/tests for vortex and coalescer; slim down gpu ci
|
2023-10-17 00:07:59 -07:00 |
|
Hansung Kim
|
ed35277e12
|
[ci] Change sim dir to vcs
|
2023-10-17 00:04:53 -07:00 |
|
Abraham Gonzalez
|
adc0f0ed0f
|
Merge pull request #1625 from ucb-bar/bump-barstools
Bump barstools
|
2023-10-16 21:42:19 -07:00 |
|
Abraham Gonzalez
|
9ba58f89f1
|
Merge branch 'main' into bump-barstools
|
2023-10-16 16:22:12 -07:00 |
|
abejgonzalez
|
b1f3119676
|
Bump barstools
|
2023-10-16 16:18:42 -07:00 |
|
Hansung Kim
|
e4c5aa5a0a
|
Bump rocket-chip
|
2023-10-16 15:27:39 -07:00 |
|
Hansung Kim
|
3efeba3b4e
|
Fix missing parameters for WithRadianceCores
|
2023-10-16 15:27:39 -07:00 |
|
Richard Yan
|
f8ae17fd92
|
fix module remote url
|
2023-10-16 10:32:18 -07:00 |
|
Richard Yan
|
d542609258
|
switch to special fesvr
|
2023-10-16 10:24:32 -07:00 |
|
Hansung Kim
|
632be3ad60
|
Bump rocket-chip
|
2023-10-16 01:22:14 -07:00 |
|
Jerry Zhao
|
2b16b9bad1
|
Merge pull request #1610 from ucb-bar/port_api
Add PortAPI between IO and Harness blocks
|
2023-10-15 12:56:11 -07:00 |
|
Jerry Zhao
|
6bd2e9dddb
|
[ci skip] Re-add suggestName for axi4 mmio mem
|
2023-10-13 17:36:41 -07:00 |
|
Richard Yan
|
c965ee8cb5
|
bump rocket-chip and testchipip
|
2023-10-13 15:26:22 -07:00 |
|
Richard Yan
|
69d300d06f
|
merge
|
2023-10-13 14:29:53 -07:00 |
|
Hansung Kim
|
355fedd79d
|
Rename useVxCache
|
2023-10-13 14:23:24 -07:00 |
|
Richard Yan
|
246c1e81f0
|
Merge branch 'graphics' of https://github.com/hansungk/chipyard into graphics
|
2023-10-13 13:26:48 -07:00 |
|
Richard Yan
|
3a6c3c51b4
|
separate rom-based and non-rom-based configs; add bootrom to makefile
|
2023-10-13 13:26:46 -07:00 |
|
Jerry Zhao
|
deab3b11b6
|
Fix UARTAdapter div bits
|
2023-10-12 15:37:03 -07:00 |
|
Hansung Kim
|
304ea362d0
|
Bump rocket-chip
|
2023-10-11 20:32:51 -07:00 |
|
Jerry Zhao
|
3cbcf6b6e8
|
Fix TSIBridge loadmem param
|
2023-10-11 15:01:39 -07:00 |
|
Jerry Zhao
|
894ee63061
|
Make chipParameters not private
|
2023-10-11 14:59:49 -07:00 |
|
Jerry Zhao
|
73efea08bf
|
Merge pull request #1620 from ucb-bar/marshal-rng-init-bump
Bump FireMarshal for linux rng init fix
|
2023-10-11 14:11:40 -07:00 |
|
raghav-g13
|
26d4e45b27
|
bumping marshal for linux rng init fix
|
2023-10-11 01:43:36 +00:00 |
|
Jerry Zhao
|
0ebab140ff
|
Update nexysvideo to Port api
|
2023-10-09 11:49:38 -07:00 |
|
Jerry Zhao
|
8ecd7bfa89
|
Merge remote-tracking branch 'origin/main' into port_api
|
2023-10-09 11:18:00 -07:00 |
|
Jerry Zhao
|
d9cec6ad34
|
Merge pull request #1616 from milovanovic/main
Adds support for Digilent Nexys Video FPGA board.
|
2023-10-09 11:05:57 -07:00 |
|
Jerry Zhao
|
0665f986ea
|
Merge pull request #1614 from JL102/script-trycatch
Added useful "Build script exited at step X" errors for each step in build-setup.sh
|
2023-10-09 09:30:11 -07:00 |
|
Jordan Lees
|
5bbebb83dc
|
Merge branch 'main' into script-trycatch
|
2023-10-07 22:13:24 -07:00 |
|
Hansung Kim
|
6198cc32b0
|
Bump rocket-chip
|
2023-10-07 02:31:35 -07:00 |
|
Jerry Zhao
|
8d11dde7cb
|
Fix UARTPort freqMHz
|
2023-10-07 00:27:15 -07:00 |
|
Jerry Zhao
|
5145f4f243
|
Bump firesim
|
2023-10-06 17:55:49 -07:00 |
|
Jerry Zhao
|
b949324d5a
|
Fix FireSim UARTBridge
|
2023-10-06 17:55:14 -07:00 |
|
Jerry Zhao
|
a4cb114657
|
Fix UARTAdapter divisor
|
2023-10-06 17:00:06 -07:00 |
|
JL102
|
9b557227a3
|
Remove now-unused build-step scripts
|
2023-10-06 19:01:47 -04:00 |
|
JL102
|
a7993db08e
|
I think now I put &&s everywhere that is necessary
|
2023-10-06 19:00:11 -04:00 |
|
JL102
|
aded25fee0
|
Made indentation consistent
|
2023-10-06 18:49:10 -04:00 |
|
JL102
|
b76ab6b5b0
|
Replaced "try-catch" with a more special-purpose set of functions
This also fixed the weird issue I was experiencing where the try-catch in step 1 caused step 3 to break
|
2023-10-06 18:43:52 -04:00 |
|
Hansung Kim
|
4f83f1cde6
|
Rename SUB_PROJECT to coalescer
|
2023-10-06 13:36:27 -07:00 |
|
joonho hwangbo
|
a524adb1b9
|
Fix icenet-loopback clock and reset domain (#1612)
* Fix
* Bump icenet
* revert icenet bump | fix harnessbinders
|
2023-10-06 08:34:15 -07:00 |
|
Jerry Zhao
|
e6203bb25c
|
Fix fsim supernode memmodel
|
2023-10-05 23:56:29 -07:00 |
|
Jerry Zhao
|
8fb4ba5675
|
Fix UARTPort freqMHz
|
2023-10-05 21:03:34 -07:00 |
|
Jerry Zhao
|
eb3a0aecf4
|
Add PortAPI between IO and Harness blocks
|
2023-10-05 15:02:56 -07:00 |
|
Hansung Kim
|
e2cdb5e523
|
Keep bootrom.rv32.img
Otherwise breaks ci for ibex.
|
2023-10-05 14:26:35 -07:00 |
|
Hansung Kim
|
53cacef312
|
Revert "[ci] Fix commit-on-master-check to find rocket-chip on graphics"
Just disable this job in ci-gpu.
|
2023-10-05 14:25:34 -07:00 |
|