Add Ibex documentation

This commit is contained in:
Ella Schwarz
2021-09-11 20:59:44 -07:00
parent f49a26fff8
commit fb59ab6aca
3 changed files with 19 additions and 0 deletions

View File

@@ -24,6 +24,10 @@ Processor Cores
An in-order RISC-V core written in System Verilog. Previously called Ariane.
See :ref:`Generators/CVA6:CVA6 Core` for more information.
**Ibex Core**
An in-order RISC-V core writeen in System Verilog.
See :ref:`Generators/Ibex:Ibex Core` for more information.
Accelerators
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^