Add Ibex documentation
This commit is contained in:
@@ -24,6 +24,10 @@ Processor Cores
|
||||
An in-order RISC-V core written in System Verilog. Previously called Ariane.
|
||||
See :ref:`Generators/CVA6:CVA6 Core` for more information.
|
||||
|
||||
**Ibex Core**
|
||||
An in-order RISC-V core writeen in System Verilog.
|
||||
See :ref:`Generators/Ibex:Ibex Core` for more information.
|
||||
|
||||
Accelerators
|
||||
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
|
||||
|
||||
|
||||
Reference in New Issue
Block a user