wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Move args/op bin directory to sims/

Browse Source 
This is to help ci find the binaries correctly for both vcs and verilator.
This commit is contained in:
Hansung Kim
2023-10-17 12:33:37 -07:00
parent 9d0d3d665e
commit f71b0144ec
3 changed files with 15 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
.github/scripts/copy-gpu-binaries.sh vendored
View File

@@ -13,11 +13,11 @@ source $SCRIPT_DIR/defaults.sh
cd $REMOTE_CHIPYARD_DIR cd $REMOTE_CHIPYARD_DIR
cp -a $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.bin.elf \ cp -av $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.bin.elf \
$REMOTE_SIM_DIR/ $REMOTE_CHIPYARD_DIR/sims/
cp -a $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.args.size64.romAddr.bin \ cp -av $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.args.size64.romAddr.bin \
$REMOTE_SIM_DIR/args.bin $REMOTE_CHIPYARD_DIR/sims/args.bin
cp -a $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.input.a.size64.bin \ cp -av $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.input.a.size64.bin \
$REMOTE_SIM_DIR/op_a.bin $REMOTE_CHIPYARD_DIR/sims/op_a.bin
cp -a $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.input.b.size64.bin \ cp -av $REMOTE_CHIPYARD_DIR/generators/rocket-gpu/stimuli/vecadd.input.b.size64.bin \
$REMOTE_SIM_DIR/op_b.bin $REMOTE_CHIPYARD_DIR/sims/op_b.bin

1
.github/workflows/chipyard-run-tests-gpu.yml vendored
View File

@@ -121,6 +121,7 @@ jobs:
needs: setup-complete needs: setup-complete
runs-on: self-hosted runs-on: self-hosted
steps: steps:
# see https://gist.github.com/pataruco/91b6cda6b02b61b3bcd2bbbfaa963fd9
- uses: webfactory/ssh-agent@v0.8.0 - uses: webfactory/ssh-agent@v0.8.0
with: with:
ssh-private-key: ${{ secrets.PRIVATE_SSH_KEY }} ssh-private-key: ${{ secrets.PRIVATE_SSH_KEY }}

12
generators/chipyard/src/main/scala/config/RocketConfigs.scala
View File

@@ -40,9 +40,9 @@ class RadianceROMConfig extends Config(
new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ new freechips.rocketchip.subsystem.WithCoherentBusTopology ++
new WithExtMemSize(BigInt("80000000", 16)) ++ new WithExtMemSize(BigInt("80000000", 16)) ++
new WithRadBootROM() ++ new WithRadBootROM() ++
new WithRadROMs(0x7FFF0000L, 0x10000, "sims/vcs/args.bin") ++ new WithRadROMs(0x7FFF0000L, 0x10000, "sims/args.bin") ++
new WithRadROMs(0x20000L, 0x8000, "sims/vcs/op_a.bin") ++ new WithRadROMs(0x20000L, 0x8000, "sims/op_a.bin") ++
new WithRadROMs(0x28000L, 0x8000, "sims/vcs/op_b.bin") ++ new WithRadROMs(0x28000L, 0x8000, "sims/op_b.bin") ++
new AbstractConfig) new AbstractConfig)
class RadianceConfig extends Config( class RadianceConfig extends Config(
@@ -61,9 +61,9 @@ class RadianceConfigVortexCache extends Config(
// new testchipip.WithMbusScratchpad(banks=2) ++ // new testchipip.WithMbusScratchpad(banks=2) ++
new WithExtMemSize(BigInt("80000000", 16)) ++ new WithExtMemSize(BigInt("80000000", 16)) ++
new WithRadBootROM() ++ new WithRadBootROM() ++
new WithRadROMs(0x7FFF0000L, 0x10000, "sims/vcs/args.bin") ++ new WithRadROMs(0x7FFF0000L, 0x10000, "sims/args.bin") ++
new WithRadROMs(0x20000L, 0x8000, "sims/vcs/op_a.bin") ++ new WithRadROMs(0x20000L, 0x8000, "sims/op_a.bin") ++
new WithRadROMs(0x28000L, 0x8000, "sims/vcs/op_b.bin") ++ new WithRadROMs(0x28000L, 0x8000, "sims/op_b.bin") ++
new AbstractConfig new AbstractConfig
) )