wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Support 30MiB payloads - VCU118 FPGA

Browse Source
This commit is contained in:
Abraham Gonzalez
2021-04-01 16:21:16 -07:00
parent ed2bfa8249
commit f334d5799f
1 changed files with 11 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
fpga/src/main/resources/vcu118/sdboot/sd.c
View File

@@ -8,10 +8,12 @@
#define DEBUG #define DEBUG
#include "kprintf.h" #include "kprintf.h"
#define MAX_CORES 8 // Total payload in B
#define PAYLOAD_SIZE_B (30 << 20) // default: 30MiB
// A sector is 512 bytes, so ((1 << 11) * 512) = 1 MiB // A sector is 512 bytes, so (1 << 11) * 512B = 1 MiB
#define PAYLOAD_SIZE (16 << 11) #define SECTOR_SIZE_B 512
// Payload size in # of sectors
#define PAYLOAD_SIZE (PAYLOAD_SIZE_B / SECTOR_SIZE_B)
// The sector at which the BBL partition starts // The sector at which the BBL partition starts
#define BBL_PARTITION_START_SECTOR 34 #define BBL_PARTITION_START_SECTOR 34
@@ -168,9 +170,12 @@ static int copy(void)
int rc = 0; int rc = 0;
dputs("CMD18"); dputs("CMD18");
kprintf("LOADING 0x%lxB PAYLOAD\r\n", PAYLOAD_SIZE_B);
kprintf("LOADING "); kprintf("LOADING ");
// John: Let's go slow until we get this working // TODO: Can this be sped up?
// John Wright: Let's go slow until we get this working
//REG32(spi, SPI_REG_SCKDIV) = (F_CLK / 16666666UL); //REG32(spi, SPI_REG_SCKDIV) = (F_CLK / 16666666UL);
REG32(spi, SPI_REG_SCKDIV) = (F_CLK / 5000000UL); REG32(spi, SPI_REG_SCKDIV) = (F_CLK / 5000000UL);
if (sd_cmd(0x52, BBL_PARTITION_START_SECTOR, 0xE1) != 0x00) { if (sd_cmd(0x52, BBL_PARTITION_START_SECTOR, 0xE1) != 0x00) {
@@ -182,7 +187,7 @@ static int copy(void)
long n; long n;
crc = 0; crc = 0;
n = 512; n = SECTOR_SIZE_B;
while (sd_dummy() != 0xFE); while (sd_dummy() != 0xFE);
do { do {
uint8_t x = sd_dummy(); uint8_t x = sd_dummy();