wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Tiles do not generate interrupts

Browse Source
This commit is contained in:
Jerry Zhao
2023-10-17 17:05:45 -07:00
parent 5f51da3db3
commit e8aa68c65c
8 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/boom

Submodule generators/boom updated: 65b0d39b35...9459af0c1f

2
generators/chipyard/src/main/scala/SpikeTile.scala
View File

@@ -111,7 +111,7 @@ class SpikeTile(
this(params, crossing.crossingType, lookup, p) this(params, crossing.crossingType, lookup, p)
// Required TileLink nodes // Required TileLink nodes
val intOutwardNode = Some(IntIdentityNode()) val intOutwardNode = None
val masterNode = visibilityNode val masterNode = visibilityNode
val slaveNode = TLIdentityNode() val slaveNode = TLIdentityNode()

2
generators/chipyard/src/main/scala/example/TutorialTile.scala
View File

@@ -117,7 +117,7 @@ class MyTile(
this(params, crossing.crossingType, lookup, p) this(params, crossing.crossingType, lookup, p)
// Require TileLink nodes // Require TileLink nodes
val intOutwardNode = Some(IntIdentityNode()) val intOutwardNode = None
val masterNode = visibilityNode val masterNode = visibilityNode
val slaveNode = TLIdentityNode() val slaveNode = TLIdentityNode()

2
generators/chipyard/src/main/scala/iobinders/IOBinders.scala
View File

@@ -459,7 +459,7 @@ class WithTraceIOPunchthrough extends OverrideLazyIOBinder({
val trace = IO(DataMirror.internal.chiselTypeClone[TraceOutputTop](t)).suggestName("trace") val trace = IO(DataMirror.internal.chiselTypeClone[TraceOutputTop](t)).suggestName("trace")
trace <> t trace <> t
val p = GetSystemParameters(system) val p = GetSystemParameters(system)
val chipyardSystem = system.asInstanceOf[ChipyardSystemModule[_]].outer.asInstanceOf[ChipyardSystem] val chipyardSystem = system.asInstanceOf[ChipyardSystem]
val tiles = chipyardSystem.totalTiles.values val tiles = chipyardSystem.totalTiles.values
val cfg = SpikeCosimConfig( val cfg = SpikeCosimConfig(
isa = tiles.headOption.map(_.isaDTS).getOrElse(""), isa = tiles.headOption.map(_.isaDTS).getOrElse(""),

2
generators/cva6

Submodule generators/cva6 updated: 942d5aef13...9d1c106834

2
generators/ibex

Submodule generators/ibex updated: b52a2d7219...c2174aba4f

2
generators/riscv-sodor

Submodule generators/riscv-sodor updated: ebb45b9439...bbfc3c3510

2
generators/shuttle

Submodule generators/shuttle updated: 924d269d1e...fd325d43a1