wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix fsim supernode memmodel

Browse Source
This commit is contained in:
Jerry Zhao
2023-10-05 23:56:29 -07:00
parent 8fb4ba5675
commit e6203bb25c
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
generators/firechip/src/main/scala/TargetConfigs.scala
View File

@@ -300,6 +300,7 @@ class FireSimLeanGemminiPrintfRocketConfig extends Config(
//********************************************************************************** //**********************************************************************************
class SupernodeFireSimRocketConfig extends Config( class SupernodeFireSimRocketConfig extends Config(
new WithFireSimHarnessClockBridgeInstantiator ++ new WithFireSimHarnessClockBridgeInstantiator ++
new WithDefaultMemModel ++ // this is a global for all the multi-chip configs
new chipyard.harness.WithHomogeneousMultiChip(n=4, new Config( new chipyard.harness.WithHomogeneousMultiChip(n=4, new Config(
new freechips.rocketchip.subsystem.WithExtMemSize((1 << 30) * 8L) ++ // 8GB DRAM per node new freechips.rocketchip.subsystem.WithExtMemSize((1 << 30) * 8L) ++ // 8GB DRAM per node
new FireSimRocketConfig))) new FireSimRocketConfig)))