wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

[firesim] generate rocket-chip based artefacts (#534)

Browse Source
This commit is contained in:
Abraham Gonzalez
2020-04-27 20:27:36 -07:00
committed by GitHub
parent b042886d46
commit e22ff880e2
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
generators/firechip/src/main/scala/Generator.scala
View File

@@ -9,7 +9,7 @@ import chisel3.internal.firrtl.{Circuit, Port}
import freechips.rocketchip.diplomacy.{ValName, AutoBundle} import freechips.rocketchip.diplomacy.{ValName, AutoBundle}
import freechips.rocketchip.devices.debug.DebugIO import freechips.rocketchip.devices.debug.DebugIO
import midas.rocketchip.util.{HasGeneratorUtilities, ParsedInputNames, ElaborationArtefacts} import freechips.rocketchip.util.{ElaborationArtefacts}
import freechips.rocketchip.system.DefaultTestSuites._ import freechips.rocketchip.system.DefaultTestSuites._
import freechips.rocketchip.system.{TestGeneration, RegressionTestSuite} import freechips.rocketchip.system.{TestGeneration, RegressionTestSuite}
import freechips.rocketchip.config.Parameters import freechips.rocketchip.config.Parameters
@@ -54,6 +54,7 @@ trait IsFireSimGeneratorLike extends HasFireSimGeneratorUtilities with HasTestSu
// Output miscellaneous files produced as a side-effect of elaboration // Output miscellaneous files produced as a side-effect of elaboration
def generateArtefacts { def generateArtefacts {
// generate RC's artefacts
ElaborationArtefacts.files.foreach { case (extension, contents) => ElaborationArtefacts.files.foreach { case (extension, contents) =>
writeOutputFile(s"${longName}.${extension}", contents ()) writeOutputFile(s"${longName}.${extension}", contents ())
} }