wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Updates for rocket-chip bump

Browse Source
This commit is contained in:
Colin Schmidt
2019-10-31 08:40:01 -07:00
parent e4cce07c78
commit e0081208b9
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
tapeout/src/main/scala/transforms/ResetInverter.scala
View File

@@ -58,7 +58,7 @@ class ResetInverterTransform extends Transform {
trait ResetInverter { trait ResetInverter {
self: chisel3.Module => self: chisel3.Module =>
def invert[T <: chisel3.experimental.LegacyModule](module: T): Unit = { def invert[T <: chisel3.internal.LegacyModule](module: T): Unit = {
chisel3.experimental.annotate(new chisel3.experimental.ChiselAnnotation{ chisel3.experimental.annotate(new chisel3.experimental.ChiselAnnotation{
def toFirrtl: Annotation = ResetInverterAnnotation(module.toNamed) def toFirrtl: Annotation = ResetInverterAnnotation(module.toNamed)
}) })

2
tapeout/src/main/scala/transforms/retime/Retime.scala
View File

@@ -39,7 +39,7 @@ class RetimeTransform extends Transform {
trait RetimeLib { trait RetimeLib {
self: chisel3.Module => self: chisel3.Module =>
def retime[T <: chisel3.experimental.LegacyModule](module: T): Unit = { def retime[T <: chisel3.internal.LegacyModule](module: T): Unit = {
chisel3.experimental.annotate(new chisel3.experimental.ChiselAnnotation{ chisel3.experimental.annotate(new chisel3.experimental.ChiselAnnotation{
def toFirrtl: Annotation = RetimeAnnotation(module.toNamed) def toFirrtl: Annotation = RetimeAnnotation(module.toNamed)
}) })