wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

add more to docs | 1st spelling pass | more links | proper formatting

Browse Source
This commit is contained in:
abejgonzalez
2019-05-27 15:29:09 -07:00
parent bc54b24b85
commit dde22a969b
25 changed files with 471 additions and 429 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
docs/Generators/index.rst
View File

@@ -1,8 +1,11 @@
Generators
============================
Generator can be thought of as generalized RTL designs, written using a mix of meta-programming and standard RTL.
This type of meta-programming is enabled by the Chisel hardware description framework embedded in Scala.
A standard RTL design is esentially a degenerate form of a generator. However, by using meta-programming and parameter systems, generators can allow for integration of complex hardware designs in automated ways. The following pages introduce the generators integrated with the ReBAR framework.
Generator can be thought of as a generalized RTL design, written using a mix of meta-programming and standard RTL.
This type of meta-programming is enabled by the Chisel hardware description language (see :ref:`Chisel`).
A standard RTL design is essentially just a single instance of a design coming from a generator.
However, by using meta-programming and parameter systems, generators can allow for integration of complex hardware designs in automated ways.
The following pages introduce the generators integrated with the REBAR framework.
.. toctree::
:maxdepth: 2
@@ -10,4 +13,5 @@ A standard RTL design is esentially a degenerate form of a generator. However, b
Rocket
BOOM
Hwacha