wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Update ClockGroup aggregation error to be more descriptive

Browse Source
This commit is contained in:
Jerry Zhao
2024-06-21 11:30:43 -07:00
parent 7e4db447cb
commit d529844a9d
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala
View File

@@ -48,9 +48,10 @@ class ClockGroupCombiner(implicit p: Parameters, v: ValName) extends LazyModule
val name = combiners(i)._1 val name = combiners(i)._1
i = i + 1 i = i + 1
require(g.size >= 1) require(g.size >= 1)
val names = g.map(_.name.getOrElse("unamed"))
val takes = g.map(_.take).flatten val takes = g.map(_.take).flatten
require(takes.distinct.size <= 1, require(takes.distinct.size <= 1,
s"Clock group $name has non-homogeneous requested ClockParameters $takes") s"Clock group $name has non-homogeneous requested ClockParameters ${names.zip(takes)}")
require(takes.size > 0, require(takes.size > 0,
s"Clock group $name has no inheritable frequencies") s"Clock group $name has no inheritable frequencies")
(grouped ++ Seq(ClockSinkParameters(take = takes.headOption, name = Some(name))), r) (grouped ++ Seq(ClockSinkParameters(take = takes.headOption, name = Some(name))), r)