wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Re-add line on updated Makefrag

Browse Source
This commit is contained in:
Abraham Gonzalez
2019-02-03 20:17:45 -08:00
parent fc06c909c0
commit d01e38ef8a
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@@ -409,3 +409,6 @@ the `example` project, change the final line in build.sbt to the following.
```scala ```scala
lazy val example = (project in file(".")).settings(commonSettings).dependsOn(testchipip, yourproject) lazy val example = (project in file(".")).settings(commonSettings).dependsOn(testchipip, yourproject)
``` ```
Finally, add `yourproject` to the `PACKAGES` variable in the `Makefrag`. This will allow make to detect
that your source files have changed when building the verilog/firrtl files.