wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

default to .gitignoring all files in verisim/vsim | read verilator.mk

Browse Source
This commit is contained in:
abejgonzalez
2019-03-08 18:11:10 -08:00
parent 4fd1bfbd56
commit c364869563
4 changed files with 51 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
sims/verisim/.gitignore vendored
View File

@@ -1,3 +1,4 @@
*
!.gitignore
!Makefile
!Makefrag-verilator
!verilator.mk