Make BootAddrReg optional
This commit is contained in:
@@ -14,7 +14,7 @@ import freechips.rocketchip.devices.tilelink._
|
|||||||
// DOC include start: DigitalTop
|
// DOC include start: DigitalTop
|
||||||
class DigitalTop(implicit p: Parameters) extends ChipyardSystem
|
class DigitalTop(implicit p: Parameters) extends ChipyardSystem
|
||||||
with testchipip.CanHavePeripheryCustomBootPin // Enables optional custom boot pin
|
with testchipip.CanHavePeripheryCustomBootPin // Enables optional custom boot pin
|
||||||
with testchipip.HasPeripheryBootAddrReg // Use programmable boot address register
|
with testchipip.CanHavePeripheryBootAddrReg // Use programmable boot address register
|
||||||
with testchipip.CanHaveTraceIO // Enables optionally adding trace IO
|
with testchipip.CanHaveTraceIO // Enables optionally adding trace IO
|
||||||
with testchipip.CanHaveBackingScratchpad // Enables optionally adding a backing scratchpad
|
with testchipip.CanHaveBackingScratchpad // Enables optionally adding a backing scratchpad
|
||||||
with testchipip.CanHavePeripheryBlockDevice // Enables optionally adding the block device
|
with testchipip.CanHavePeripheryBlockDevice // Enables optionally adding the block device
|
||||||
|
|||||||
@@ -46,6 +46,8 @@ class AbstractConfig extends Config(
|
|||||||
// This should get replaced with a PLL-like config instead
|
// This should get replaced with a PLL-like config instead
|
||||||
new chipyard.clocking.WithDividerOnlyClockGenerator ++
|
new chipyard.clocking.WithDividerOnlyClockGenerator ++
|
||||||
|
|
||||||
|
new testchipip.WithCustomBootPin ++ // add a custom-boot-pin to support pin-driven boot address
|
||||||
|
new testchipip.WithBootAddrReg ++ // add a boot-addr-reg for configurable boot address
|
||||||
new testchipip.WithSerialTLWidth(32) ++ // fatten the serialTL interface to improve testing performance
|
new testchipip.WithSerialTLWidth(32) ++ // fatten the serialTL interface to improve testing performance
|
||||||
new testchipip.WithDefaultSerialTL ++ // use serialized tilelink port to external serialadapter/harnessRAM
|
new testchipip.WithDefaultSerialTL ++ // use serialized tilelink port to external serialadapter/harnessRAM
|
||||||
new chipyard.config.WithDebugModuleAbstractDataWords(8) ++ // increase debug module data capacity
|
new chipyard.config.WithDebugModuleAbstractDataWords(8) ++ // increase debug module data capacity
|
||||||
|
|||||||
Submodule generators/testchipip updated: 363b683552...ebf61569c5
Reference in New Issue
Block a user