wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Add phony firrtl target to just build firrtl file (#317)

Browse Source
This commit is contained in:
Colin Schmidt
2019-10-24 10:26:45 -07:00
committed by GitHub
parent e859fb1779
commit b934c51315
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
common.mk
View File

@@ -43,6 +43,9 @@ $(FIRRTL_FILE) $(ANNO_FILE): generator_temp
generator_temp: $(SCALA_SOURCES) $(sim_files) generator_temp: $(SCALA_SOURCES) $(sim_files)
mkdir -p $(build_dir) mkdir -p $(build_dir)
cd $(base_dir) && $(SBT) "project $(SBT_PROJECT)" "runMain $(GENERATOR_PACKAGE).Generator $(build_dir) $(MODEL_PACKAGE) $(MODEL) $(CONFIG_PACKAGE) $(CONFIG)" cd $(base_dir) && $(SBT) "project $(SBT_PROJECT)" "runMain $(GENERATOR_PACKAGE).Generator $(build_dir) $(MODEL_PACKAGE) $(MODEL) $(CONFIG_PACKAGE) $(CONFIG)"
.PHONY: firrtl
firrtl: $(FIRRTL_FILE)
######################################################################################### #########################################################################################
# create verilog files rules and variables # create verilog files rules and variables