wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Update TLMonitor documentation

Browse Source
This commit is contained in:
joonho.whangbo
2024-01-22 14:14:59 -08:00
parent da8a1b50d0
commit b848e23d08
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
docs/Simulation/Software-RTL-Simulation.rst
View File

@@ -234,7 +234,8 @@ To help deal with these situations, you can add hardware modules called Tilelink
your SoC that will fire assertions when wrong Tilelink messages are sent. your SoC that will fire assertions when wrong Tilelink messages are sent.
However, these modules can significantly slow down the speed of your RTL simulation. However, these modules can significantly slow down the speed of your RTL simulation.
You can simply remove these modules by adding the below line into your config. These modules are added to the SoC as a default and users have to manually
remove these modules by adding the below line into your config.
.. code-block:: scala .. code-block:: scala