wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

REFACTOR: fix spacing

Browse Source
This commit is contained in:
-T.K.-
2024-02-10 22:38:59 -08:00
parent d278b441a4
commit b79590bb69
1 changed files with 9 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
generators/chipyard/src/main/scala/config/AbstractConfig.scala
View File

@@ -31,6 +31,7 @@ class AbstractConfig extends Config(
new chipyard.harness.WithResetFromHarness ++ /** reset controlled by harness */ new chipyard.harness.WithResetFromHarness ++ /** reset controlled by harness */
new chipyard.harness.WithAbsoluteFreqHarnessClockInstantiator ++ /** generate clocks in harness with unsynthesizable ClockSourceAtFreqMHz */ new chipyard.harness.WithAbsoluteFreqHarnessClockInstantiator ++ /** generate clocks in harness with unsynthesizable ClockSourceAtFreqMHz */
// ================================================ // ================================================
// Set up I/O cells + punch I/Os in ChipTop // Set up I/O cells + punch I/Os in ChipTop
// ================================================ // ================================================
@@ -58,6 +59,7 @@ class AbstractConfig extends Config(
new chipyard.iobinders.WithUARTTSIPunchthrough ++ new chipyard.iobinders.WithUARTTSIPunchthrough ++
new chipyard.iobinders.WithNMITiedOff ++ new chipyard.iobinders.WithNMITiedOff ++
// ================================================ // ================================================
// Set up External Memory and IO Devices // Set up External Memory and IO Devices
// ================================================ // ================================================
@@ -75,6 +77,7 @@ class AbstractConfig extends Config(
// MMIO device section // MMIO device section
new chipyard.config.WithUART ++ /** add a UART */ new chipyard.config.WithUART ++ /** add a UART */
// ================================================ // ================================================
// Set up Debug/Bringup/Testing Features // Set up Debug/Bringup/Testing Features
// ================================================ // ================================================
@@ -86,17 +89,20 @@ class AbstractConfig extends Config(
new testchipip.boot.WithCustomBootPin ++ /** add a custom-boot-pin to support pin-driven boot address */ new testchipip.boot.WithCustomBootPin ++ /** add a custom-boot-pin to support pin-driven boot address */
new testchipip.boot.WithBootAddrReg ++ /** add a boot-addr-reg for configurable boot address */ new testchipip.boot.WithBootAddrReg ++ /** add a boot-addr-reg for configurable boot address */
// ================================================ // ================================================
// Set up Interrupts // Set up Interrupts
// ================================================ // ================================================
// CLINT and PLIC related settings goes here // CLINT and PLIC related settings goes here
new freechips.rocketchip.subsystem.WithNExtTopInterrupts(0) ++ /** no external interrupts */ new freechips.rocketchip.subsystem.WithNExtTopInterrupts(0) ++ /** no external interrupts */
// ================================================ // ================================================
// Set up Tiles // Set up Tiles
// ================================================ // ================================================
// tile-local settings goes here // tile-local settings goes here
// ================================================ // ================================================
// Set up Memory system // Set up Memory system
// ================================================ // ================================================
@@ -107,11 +113,12 @@ class AbstractConfig extends Config(
size = 64 * 1024) ++ size = 64 * 1024) ++
// Coherency settings // Coherency settings
new freechips.rocketchip.subsystem.WithInclusiveCache ++ /** use Sifive LLC cache as root of coherence*/ new freechips.rocketchip.subsystem.WithInclusiveCache ++ /** use Sifive LLC cache as root of coherence */
// Bus/interconnect settings // Bus/interconnect settings
new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ /** hierarchical buses including sbus/mbus/pbus/fbus/cbus/l2 */ new freechips.rocketchip.subsystem.WithCoherentBusTopology ++ /** hierarchical buses including sbus/mbus/pbus/fbus/cbus/l2 */
// ================================================ // ================================================
// Set up power, reset and clocking // Set up power, reset and clocking
// ================================================ // ================================================
@@ -140,6 +147,7 @@ class AbstractConfig extends Config(
// power // power
// ================================== // ==================================
// Base Settings // Base Settings
// ================================== // ==================================