wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fixed comments

Browse Source
This commit is contained in:
Zitao Fang
2020-10-23 17:00:56 -07:00
parent 0c4dcffb0d
commit abbeb2af9e
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
generators/utilities/src/main/resources/csrc/emulator.cc
View File

@@ -249,9 +249,9 @@ int main(int argc, char** argv)
} }
goto retry; goto retry;
} }
case 'P': case 'P': // Verilog PlusArg, add to the argument list for verilator environment
verilated_argv[verilated_argc++] = optarg; verilated_argv[verilated_argc++] = optarg;
break; // Nothing to do here, Verilog PlusArg break;
// Realize that we've hit HTIF (HOST) arguments or error out // Realize that we've hit HTIF (HOST) arguments or error out
default: default:
if (c >= HTIF_LONG_OPTIONS_OPTIND) { if (c >= HTIF_LONG_OPTIONS_OPTIND) {
@@ -270,7 +270,7 @@ done_processing:
return 1; return 1;
} }
// Copy the binary file name into the verilator argument stack // Copy remaining HTIF arguments (if any) and the binary file name into the verilator argument stack
while (optind < argc) verilated_argv[verilated_argc++] = argv[optind++]; while (optind < argc) verilated_argv[verilated_argc++] = argv[optind++];
if (verbose) if (verbose)