wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Change names

Browse Source
This commit is contained in:
Zitao Fang
2020-06-01 18:41:21 -07:00
parent b13168d8fc
commit aa606e580a
2 changed files with 30 additions and 29 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
generators/chipyard/src/main/scala/ConfigFragments.scala
View File

@@ -22,7 +22,7 @@ import sifive.blocks.devices.uart._
import sifive.blocks.devices.spi._
import chipyard.{BuildTop, BuildSystem}
import chipyard.GenericConfig
import chipyard.GenericCoreConfig
/**
* TODO: Why do we need this?
@@ -147,10 +147,9 @@ class WithControlCore extends Config((site, here, up) => {
case MaxHartIdBits => log2Up(up(RocketTilesKey, site).size + up(BoomTilesKey, site).size + 1)
})
class WithTraceIO extends Config((site, here, up) =>
GenericConfig(Map("trace" -> true), {
case RocketTilesKey => false
case _ => true
}) (site, here, up) orElse {
class WithTraceIO extends GenericCoreConfig(
properties = Map("trace" -> true),
specialCase = (site, here, up) => {
case TracePortKey => Some(TracePortParams())
})
}
)