Precisely specify bus frequencies
This commit is contained in:
@@ -29,7 +29,7 @@ import testchipip.{CanHavePeripheryTLSerial, SerialTLKey}
|
||||
trait CanHaveHTIF { this: BaseSubsystem =>
|
||||
// Advertise HTIF if system can communicate with fesvr
|
||||
if (this match {
|
||||
case _: CanHavePeripheryTLSerial if (!p(SerialTLKey).isEmpty) => true
|
||||
case _: CanHavePeripheryTLSerial if (p(SerialTLKey).size != 0) => true
|
||||
case _: HasPeripheryDebug if (!p(DebugModuleKey).isEmpty && p(ExportDebug).dmi) => true
|
||||
case _ => false
|
||||
}) {
|
||||
|
||||
@@ -85,6 +85,9 @@ class ChipBringupHostConfig extends Config(
|
||||
new chipyard.config.WithFrontBusFrequency(75.0) ++ // run all buses of this system at 75 MHz
|
||||
new chipyard.config.WithMemoryBusFrequency(75.0) ++
|
||||
new chipyard.config.WithPeripheryBusFrequency(75.0) ++
|
||||
new chipyard.config.WithSystemBusFrequency(75.0) ++
|
||||
new chipyard.config.WithControlBusFrequency(75.0) ++
|
||||
new chipyard.config.WithOffchipBusFrequency(75.0) ++
|
||||
|
||||
// Base is the no-cores config
|
||||
new chipyard.NoCoresConfig)
|
||||
|
||||
Reference in New Issue
Block a user