Precisely specify bus frequencies
This commit is contained in:
@@ -27,6 +27,8 @@ class WithArtyTweaks extends Config(
|
||||
new chipyard.harness.WithAllClocksFromHarnessClockInstantiator ++
|
||||
new chipyard.config.WithDTSTimebase(32000) ++
|
||||
new chipyard.config.WithSystemBusFrequency(32) ++
|
||||
new chipyard.config.WithFrontBusFrequency(32) ++
|
||||
new chipyard.config.WithControlBusFrequency(32) ++
|
||||
new chipyard.config.WithPeripheryBusFrequency(32) ++
|
||||
new testchipip.WithNoSerialTL
|
||||
)
|
||||
|
||||
@@ -32,6 +32,7 @@ class WithArty100TTweaks extends Config(
|
||||
new chipyard.config.WithFrontBusFrequency(50.0) ++
|
||||
new chipyard.config.WithSystemBusFrequency(50.0) ++
|
||||
new chipyard.config.WithPeripheryBusFrequency(50.0) ++
|
||||
new chipyard.config.WithControlBusFrequency(50.0) ++
|
||||
new chipyard.harness.WithAllClocksFromHarnessClockInstantiator ++
|
||||
new chipyard.clocking.WithPassthroughClockGenerator ++
|
||||
new chipyard.config.WithNoDebug ++ // no jtag
|
||||
|
||||
@@ -33,6 +33,7 @@ class WithNexysVideoTweaks extends Config(
|
||||
new chipyard.config.WithFrontBusFrequency(50.0) ++
|
||||
new chipyard.config.WithSystemBusFrequency(50.0) ++
|
||||
new chipyard.config.WithPeripheryBusFrequency(50.0) ++
|
||||
new chipyard.config.WithControlBusFrequency(50.0) ++
|
||||
new chipyard.harness.WithAllClocksFromHarnessClockInstantiator ++
|
||||
new chipyard.clocking.WithPassthroughClockGenerator ++
|
||||
new chipyard.config.WithNoDebug ++ // no jtag
|
||||
@@ -69,4 +70,4 @@ class TinyRocketNexysVideoConfig extends Config(
|
||||
new WithTinyNexysVideoTweaks ++
|
||||
new chipyard.config.WithBroadcastManager ++ // no l2
|
||||
new chipyard.TinyRocketConfig)
|
||||
// DOC include end: WithTinyNexysVideoTweaks and Rocket
|
||||
// DOC include end: WithTinyNexysVideoTweaks and Rocket
|
||||
|
||||
@@ -35,7 +35,7 @@ class WithSystemModifications extends Config((site, here, up) => {
|
||||
p.copy(hang = 0x10000, contentFileName = s"./fpga/src/main/resources/vc707/sdboot/build/sdboot.bin")
|
||||
}
|
||||
case ExtMem => up(ExtMem, site).map(x => x.copy(master = x.master.copy(size = site(VC7074GDDRSize)))) // set extmem to DDR size (note the size)
|
||||
case SerialTLKey => None // remove serialized tl port
|
||||
case SerialTLKey => Nil // remove serialized tl port
|
||||
})
|
||||
|
||||
class WithVC707Tweaks extends Config (
|
||||
|
||||
@@ -36,7 +36,7 @@ class WithSystemModifications extends Config((site, here, up) => {
|
||||
p.copy(hang = 0x10000, contentFileName = s"./fpga/src/main/resources/vcu118/sdboot/build/sdboot.bin")
|
||||
}
|
||||
case ExtMem => up(ExtMem, site).map(x => x.copy(master = x.master.copy(size = site(VCU118DDRSize)))) // set extmem to DDR size
|
||||
case SerialTLKey => None // remove serialized tl port
|
||||
case SerialTLKey => Nil // remove serialized tl port
|
||||
})
|
||||
|
||||
// DOC include start: AbstractVCU118 and Rocket
|
||||
@@ -46,6 +46,7 @@ class WithVCU118Tweaks extends Config(
|
||||
new chipyard.clocking.WithPassthroughClockGenerator ++
|
||||
new chipyard.config.WithMemoryBusFrequency(100) ++
|
||||
new chipyard.config.WithSystemBusFrequency(100) ++
|
||||
new chipyard.config.WithControlBusFrequency(100) ++
|
||||
new chipyard.config.WithPeripheryBusFrequency(100) ++
|
||||
new WithFPGAFrequency(100) ++ // default 100MHz freq
|
||||
// harness binders
|
||||
@@ -76,7 +77,9 @@ class BoomVCU118Config extends Config(
|
||||
class WithFPGAFrequency(fMHz: Double) extends Config(
|
||||
new chipyard.harness.WithHarnessBinderClockFreqMHz(fMHz) ++
|
||||
new chipyard.config.WithSystemBusFrequency(fMHz) ++
|
||||
new chipyard.config.WithPeripheryBusFrequency(fMHz) ++ // assumes using PBUS as default freq.
|
||||
new chipyard.config.WithPeripheryBusFrequency(fMHz) ++
|
||||
new chipyard.config.WithControlBusFrequency(fMHz) ++
|
||||
new chipyard.config.WithFrontBusFrequency(fMHz) ++
|
||||
new chipyard.config.WithMemoryBusFrequency(fMHz)
|
||||
)
|
||||
|
||||
|
||||
Reference in New Issue
Block a user