wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Refactor repo for lastest changes to firrtl transform api changes (#19)

Browse Source
This commit is contained in:
Angie Wang
2017-04-02 04:10:46 -07:00
committed by GitHub
parent 5574354f55
commit a13869b6aa
11 changed files with 53 additions and 47 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
tapeout/src/main/scala/transforms/RenameModulesAndInstances.scala
View File

@@ -11,7 +11,6 @@ import firrtl.passes.Pass
// allow FIRRTL to be linked together using "cat" and ExtModules don't get
// emitted, this should be safe.
class RenameModulesAndInstancesPass(rename: (String) => String) extends Pass {
def name = "Rename Modules and Instances"
def renameInstances(body: Statement): Statement = {
body match {
@@ -31,12 +30,13 @@ class RenameModulesAndInstancesPass(rename: (String) => String) extends Pass {
}
}
class RenameModulesAndInstances(rename: (String) => String) extends Transform with PassBased {
class RenameModulesAndInstances(rename: (String) => String) extends Transform with SeqTransformBased {
def inputForm = LowForm
def outputForm = LowForm
def passSeq = Seq(new RenameModulesAndInstancesPass(rename))
def transforms = Seq(new RenameModulesAndInstancesPass(rename))
def execute(state: CircuitState): CircuitState = {
state.copy(circuit = runPasses(state.circuit))
val ret = runTransforms(state)
CircuitState(ret.circuit, outputForm, ret.annotations, ret.renames)
}
}