wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Use new website links

Browse Source 
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@gmail.com>
This commit is contained in:
Schuyler Eldridge
2019-10-11 11:20:42 -04:00
parent 62f5623225
commit 9c1ca8939a
3 changed files with 4 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
docs/Tools/FIRRTL.rst
View File

@@ -7,6 +7,4 @@ Without going into too much detail, FIRRTL is consumed by a FIRRTL compiler (ano
An example of a FIRRTL pass (transformation) is one that optimizes out unused signals.
Once the transformations are done, a Verilog file is emitted and the build process is done.
For more information on please visit their `website <https://freechipsproject.github.io/firrtl/>`__.
For more information on please visit their `website <https://chisel-lang.org/firrtl/>`__.