wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Create new prototyping section | Address some comments | Small clarifications

Browse Source
This commit is contained in:
abejgonzalez
2020-11-07 17:05:39 -08:00
parent 5a4cad0172
commit 9c12ce08b7
8 changed files with 179 additions and 159 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
docs/Simulation/index.rst
View File

@@ -1,18 +1,16 @@
Simulation
=======================
Chipyard supports three classes of simulation:
Chipyard supports two classes of simulation:
#. Software RTL simulation using commercial or open-source (Verilator) RTL simulators
#. FPGA-accelerated full-system simulation using FireSim
#. FPGA prototyping on ``fpga-shells`` platforms
Software RTL simulators of Chipyard designs run at O(1 KHz), but compile
quickly and provide full waveforms. Conversely, FPGA-accelerated simulators and FPGA prototyping run
quickly and provide full waveforms. Conversely, FPGA-accelerated simulators run
at O(100 MHz), making them appropriate for booting an operating system and
running a complete workload, but have multi-hour compile times and poorer debug
visibility. However, FPGA-accelerated simulators differ from FPGA prototyping by providing deterministic
cycle-accurate results.
visibility.
Click next to see how to run a simulation.
@@ -22,5 +20,3 @@ Click next to see how to run a simulation.
Software-RTL-Simulation
FPGA-Accelerated-Simulation
FPGA-Prototyping