wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Use Chipyard configs as a base (VCU118)

Browse Source
This commit is contained in:
abejgonzalez
2020-11-05 20:30:49 -08:00
parent 083f34ab23
commit 9a5b67bf8c
4 changed files with 21 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
fpga/src/main/scala/vcu118/bringup/Configs.scala
View File

@@ -15,7 +15,7 @@ import sifive.fpgashells.shell.xilinx.{VCU118ShellPMOD, VCU118DDRSize}
import chipyard.{BuildSystem}
import chipyard.fpga.vcu118.{RocketVCU118Config, BoomVCU118Config}
import chipyard.fpga.vcu118.{WithVCU118Tweaks, WithFPGAFrequency}
class WithBringupPeripherals extends Config((site, here, up) => {
case PeripheryUARTKey => up(PeripheryUARTKey, site) ++ List(UARTParams(address = BigInt(0x64003000L)))
@@ -51,9 +51,12 @@ class WithBringupAdditions extends Config(
new WithBringupVCU118System)
class RocketBringupConfig extends Config(
new WithBringupPeripherals ++
new RocketVCU118Config)
new WithBringupAdditions ++
new WithVCU118Tweaks ++
new chipyard.RocketConfig)
class BoomBringupConfig extends Config(
new WithBringupPeripherals ++
new BoomVCU118Config)
new WithFPGAFrequency(75) ++
new WithBringupAdditions ++
new WithVCU118Tweaks ++
new chipyard.MegaBoomConfig)

2
fpga/src/main/scala/vcu118/bringup/TestHarness.scala
View File

@@ -68,5 +68,5 @@ class BringupVCU118FPGATestHarness(override implicit val p: Parameters) extends
}
class BringupVCU118FPGATestHarnessImp(_outer: BringupVCU118FPGATestHarness) extends VCU118FPGATestHarnessImp(_outer) {
val bringupOuter = _outer
lazy val bringupOuter = _outer
}