wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

sifive cache bump to RC firrtl 1.3

Browse Source
This commit is contained in:
alonamid
2020-05-12 23:34:01 -07:00
parent 6950ad7cee
commit 933d033569
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
.gitmodules vendored
View File

@@ -33,7 +33,7 @@
url = https://github.com/firesim/icenet.git url = https://github.com/firesim/icenet.git
[submodule "generators/block-inclusivecache-sifive"] [submodule "generators/block-inclusivecache-sifive"]
path = generators/sifive-cache path = generators/sifive-cache
url = https://github.com/ucb-bar/block-inclusivecache-sifive.git url = https://github.com/sifive/block-inclusivecache-sifive.git
[submodule "toolchains/riscv-tools/riscv-gnu-toolchain"] [submodule "toolchains/riscv-tools/riscv-gnu-toolchain"]
path = toolchains/riscv-tools/riscv-gnu-toolchain path = toolchains/riscv-tools/riscv-gnu-toolchain
url = https://github.com/riscv/riscv-gnu-toolchain.git url = https://github.com/riscv/riscv-gnu-toolchain.git

2
generators/sifive-cache

Submodule generators/sifive-cache updated: 9ac1a5242d...4ebefa3e30