[stage] Support using Chipyard's stage for non-processor designs
This commit is contained in:
@@ -16,6 +16,7 @@ import freechips.rocketchip.stage.RocketChipOptions
|
|||||||
import freechips.rocketchip.stage.phases.{RocketTestSuiteAnnotation}
|
import freechips.rocketchip.stage.phases.{RocketTestSuiteAnnotation}
|
||||||
import freechips.rocketchip.system.{RocketTestSuite, TestGeneration}
|
import freechips.rocketchip.system.{RocketTestSuite, TestGeneration}
|
||||||
import freechips.rocketchip.util.HasRocketChipStageUtils
|
import freechips.rocketchip.util.HasRocketChipStageUtils
|
||||||
|
import freechips.rocketchip.tile.XLen
|
||||||
|
|
||||||
import chipyard.TestSuiteHelper
|
import chipyard.TestSuiteHelper
|
||||||
|
|
||||||
@@ -30,9 +31,13 @@ class AddDefaultTests extends Phase with PreservesAll[Phase] with HasRocketChipS
|
|||||||
private def addTestSuiteAnnotations(implicit p: Parameters): Seq[Annotation] = {
|
private def addTestSuiteAnnotations(implicit p: Parameters): Seq[Annotation] = {
|
||||||
val annotations = mutable.ArrayBuffer[Annotation]()
|
val annotations = mutable.ArrayBuffer[Annotation]()
|
||||||
val suiteHelper = new TestSuiteHelper
|
val suiteHelper = new TestSuiteHelper
|
||||||
suiteHelper.addRocketTestSuites
|
// Use Xlen as a proxy for detecting if we are a processor-like target
|
||||||
suiteHelper.addBoomTestSuites
|
// The underlying test suites expect this field to be defined
|
||||||
suiteHelper.addArianeTestSuites
|
if (p.lift(XLen).nonEmpty) {
|
||||||
|
suiteHelper.addRocketTestSuites
|
||||||
|
suiteHelper.addBoomTestSuites
|
||||||
|
suiteHelper.addArianeTestSuites
|
||||||
|
}
|
||||||
|
|
||||||
// if hwacha parameter exists then generate its tests
|
// if hwacha parameter exists then generate its tests
|
||||||
// TODO: find a more elegant way to do this. either through
|
// TODO: find a more elegant way to do this. either through
|
||||||
|
|||||||
Reference in New Issue
Block a user