wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Rework simulation splash page

Browse Source
This commit is contained in:
David Biancolin
2019-07-11 12:25:34 -07:00
parent 0c5e3736e1
commit 7b43b3e951
4 changed files with 50 additions and 46 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
docs/Simulation/index.rst
View File

@@ -1,15 +1,20 @@
Simulators
=======================
Chipyard provides support and integration for multiple simulation flows, for various user levels and requirements.
In the majority of cases during a digital design development process, a simple software RTL simulation will do.
When more advanced full-system evaluation is required, with long running workloads, FPGA-accelerated simulation will then become a preferable solution.
The following pages provide detailed information about the simulation possibilities within the Chipyard framework.
Chipyard supports two classes of simulation:
#. Software RTL simulation using commercial or open-source (Verilator) RTL simulators
#. FPGA-accelerated full-system simulation using FireSim
Software RTL simulators of Chipyard designs run at O(1 KHz), but compile
quickly and provide full waveforms. Conversly, FPGA-accelerated simulators run
at O(100 MHz), making them appropriate for booting an operating system and
running a complete workload, but have long compile time and poorer debug
visability.
.. toctree::
:maxdepth: 2
:caption: Simulators:
Open-Source-Simulators
Commercial-Simulators
FPGA-Based-Simulators
SW-RTL-Simulators
FPGA-Accelerated-Simulators