wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Small comments to Clocks.scala

Browse Source
This commit is contained in:
Abraham Gonzalez
2021-02-27 22:55:25 +00:00
parent 0357160cb8
commit 79eccceadd
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
generators/chipyard/src/main/scala/Clocks.scala
View File

@@ -75,15 +75,18 @@ object ClockingSchemeGenerators {
} }
val aggregator = LazyModule(new ClockGroupAggregator("allClocks")).node val aggregator = LazyModule(new ClockGroupAggregator("allClocks")).node
// provides the implicit clock to the system
(chiptop.implicitClockSinkNode (chiptop.implicitClockSinkNode
:= ClockGroup() := ClockGroup()
:= aggregator) := aggregator)
// provides the system clock (ex. the bus clocks)
(systemAsyncClockGroup (systemAsyncClockGroup
:*= resetSetter :*= resetSetter
:*= ClockGroupNamePrefixer() :*= ClockGroupNamePrefixer()
:*= aggregator) :*= aggregator)
val referenceClockSource = ClockSourceNode(Seq(ClockSourceParameters())) val referenceClockSource = ClockSourceNode(Seq(ClockSourceParameters()))
// provides all the divided clocks (from the top-level clock)
(aggregator (aggregator
:= ClockGroupFrequencySpecifier(p(ClockFrequencyAssignersKey), p(DefaultClockFrequencyKey)) := ClockGroupFrequencySpecifier(p(ClockFrequencyAssignersKey), p(DefaultClockFrequencyKey))
:= ClockGroupResetSynchronizer() := ClockGroupResetSynchronizer()