wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix HarnessClockInstantiatorEx doc reference

Browse Source
This commit is contained in:
Jerry Zhao
2023-09-20 11:46:42 -07:00
parent 9ab5067e35
commit 7106200d9d
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/chipyard/src/main/scala/harness/HarnessBinders.scala
View File

@@ -347,6 +347,7 @@ class WithClockAndResetFromHarness extends OverrideHarnessBinder({
(system: HasChipyardPRCI, th: HasHarnessInstantiators, ports: Seq[Data]) => { (system: HasChipyardPRCI, th: HasHarnessInstantiators, ports: Seq[Data]) => {
implicit val p = GetSystemParameters(system) implicit val p = GetSystemParameters(system)
val clocks = ports.collect { case c: ClockWithFreq => c } val clocks = ports.collect { case c: ClockWithFreq => c }
// DOC include start: HarnessClockInstantiatorEx
ports.map ({ ports.map ({
case c: ClockWithFreq => { case c: ClockWithFreq => {
val clock = th.harnessClockInstantiator.requestClockMHz(s"clock_${c.freqMHz.toInt}MHz", c.freqMHz) val clock = th.harnessClockInstantiator.requestClockMHz(s"clock_${c.freqMHz.toInt}MHz", c.freqMHz)
@@ -354,5 +355,6 @@ class WithClockAndResetFromHarness extends OverrideHarnessBinder({
} }
case r: AsyncReset => r := th.referenceReset.asAsyncReset case r: AsyncReset => r := th.referenceReset.asAsyncReset
}) })
// DOC include end: HarnessClockInstantiatorEx
} }
}) })