wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix verilator makefile

Browse Source
This commit is contained in:
Zitao Fang
2020-08-14 17:52:36 -07:00
parent b3fe2cae24
commit 700f68730b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
sims/verilator/Makefile
View File

@@ -28,7 +28,7 @@ sim_prefix = simulator
sim = $(sim_dir)/$(sim_prefix)-$(MODEL_PACKAGE)-$(CONFIG) sim = $(sim_dir)/$(sim_prefix)-$(MODEL_PACKAGE)-$(CONFIG)
sim_debug = $(sim_dir)/$(sim_prefix)-$(MODEL_PACKAGE)-$(CONFIG)-debug sim_debug = $(sim_dir)/$(sim_prefix)-$(MODEL_PACKAGE)-$(CONFIG)-debug
WAVEFORM_FLAG=-v$(sim_out_name).vcd WAVEFORM_FLAG=-v $(sim_out_name).vcd
# If verilator seed unspecified, verilator uses srand as random seed # If verilator seed unspecified, verilator uses srand as random seed
ifdef RANDOM_SEED ifdef RANDOM_SEED