add verilator simulation

This commit is contained in:
Howard Mao
2016-10-25 11:38:00 -07:00
parent 9a09850dd2
commit 6c115b4234
4 changed files with 93 additions and 1 deletions

5
verisim/.gitignore vendored Normal file
View File

@@ -0,0 +1,5 @@
simulator-*
generated-src/
verilator/
DVEfiles/
*.log