add verilator simulation
This commit is contained in:
5
verisim/.gitignore
vendored
Normal file
5
verisim/.gitignore
vendored
Normal file
@@ -0,0 +1,5 @@
|
||||
simulator-*
|
||||
generated-src/
|
||||
verilator/
|
||||
DVEfiles/
|
||||
*.log
|
||||
Reference in New Issue
Block a user