wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Change NotSimulator to NoSimulator

Browse Source
This commit is contained in:
abejgonzalez
2020-11-12 15:39:47 -08:00
parent 55f19f79d3
commit 63b3d4290f
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
generators/utilities/src/main/scala/Simulator.scala
View File

@@ -11,7 +11,7 @@ case class GenerateSimConfig(
sealed trait Simulator sealed trait Simulator
object VerilatorSimulator extends Simulator object VerilatorSimulator extends Simulator
object VCSSimulator extends Simulator object VCSSimulator extends Simulator
object NotSimulator extends Simulator object NoSimulator extends Simulator
trait HasGenerateSimConfig { trait HasGenerateSimConfig {
val parser = new scopt.OptionParser[GenerateSimConfig]("GenerateSimFiles") { val parser = new scopt.OptionParser[GenerateSimConfig]("GenerateSimFiles") {
@@ -23,7 +23,7 @@ trait HasGenerateSimConfig {
.action((x, c) => x match { .action((x, c) => x match {
case "verilator" => c.copy(simulator = VerilatorSimulator) case "verilator" => c.copy(simulator = VerilatorSimulator)
case "vcs" => c.copy(simulator = VCSSimulator) case "vcs" => c.copy(simulator = VCSSimulator)
case "none" => c.copy(simulator = NotSimulator) case "none" => c.copy(simulator = NoSimulator)
case _ => throw new Exception(s"Unrecognized simulator $x") case _ => throw new Exception(s"Unrecognized simulator $x")
}) })
.text("Name of simulator to generate files for (verilator, vcs, none)") .text("Name of simulator to generate files for (verilator, vcs, none)")
@@ -52,7 +52,7 @@ object GenerateSimFiles extends App with HasGenerateSimConfig {
case VerilatorSimulator => s"-FI ${fname}" case VerilatorSimulator => s"-FI ${fname}"
// vcs pulls headers in with +incdir, doesn't have anything like verilator.h // vcs pulls headers in with +incdir, doesn't have anything like verilator.h
case VCSSimulator => "" case VCSSimulator => ""
case _ => "" case NoSimulator => ""
} }
} else { // do nothing otherwise } else { // do nothing otherwise
fname fname
@@ -99,7 +99,7 @@ object GenerateSimFiles extends App with HasGenerateSimConfig {
"/csrc/remote_bitbang.cc", "/csrc/remote_bitbang.cc",
"/vsrc/EICG_wrapper.v", "/vsrc/EICG_wrapper.v",
) ++ (sim match { ) ++ (sim match {
case NotSimulator => Seq() case NoSimulator => Seq()
case _ => Seq( case _ => Seq(
"/testchipip/csrc/SimSerial.cc", "/testchipip/csrc/SimSerial.cc",
"/testchipip/csrc/SimDRAM.cc", "/testchipip/csrc/SimDRAM.cc",
@@ -120,7 +120,7 @@ object GenerateSimFiles extends App with HasGenerateSimConfig {
case VCSSimulator => Seq( case VCSSimulator => Seq(
"/vsrc/TestDriver.v", "/vsrc/TestDriver.v",
) )
case _ => Seq() case NoSimulator => Seq()
}) })
def writeBootrom(): Unit = { def writeBootrom(): Unit = {