wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

remove extra imports

Browse Source
This commit is contained in:
abejgonzalez
2019-05-23 21:51:42 -07:00
parent 9182c1394a
commit 612aa48e65
1 changed files with 2 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
generators/example/src/main/scala/ConfigMixins.scala
View File

@@ -4,17 +4,15 @@ import chisel3._
import chisel3.util.{log2Up}
import freechips.rocketchip.config.{Parameters, Config}
import freechips.rocketchip.subsystem.{RocketTilesKey, WithRoccExample, WithNMemoryChannels, WithNBigCores, WithRV32}
import freechips.rocketchip.subsystem.{WithRoccExample, WithNMemoryChannels, WithNBigCores, WithRV32}
import freechips.rocketchip.diplomacy.{LazyModule, ValName}
import freechips.rocketchip.devices.tilelink.BootROMParams
import freechips.rocketchip.tile.{XLen, MaxHartIdBits}
import freechips.rocketchip.tile.{XLen}
import testchipip._
import sifive.blocks.devices.gpio._
import boom.system.{BoomTilesKey}
/**
* TODO: Why do we need this?
*/