wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

small spelling changes

Browse Source
This commit is contained in:
abejgonzalez
2019-10-07 22:48:47 -07:00
parent f11fe16890
commit 5c5985de38
4 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
docs/Tools/Barstools.rst
View File

@@ -1,5 +1,5 @@
Barstools
===============================
Barstools is a collection of useful FIRRTL transformations and Compilers to help the build process.
Barstools is a collection of useful FIRRTL transformations and compilers to help the build process.
Included in the tools are a MacroCompiler (used to map Chisel memory constructs to vendor SRAMs), FIRRTL transforms (to separate harness and top-level SoC files), and more.

5
docs/Tools/Chisel-Testers.rst
View File

@@ -1,6 +1,7 @@
Chisel Testers
==============================
`Chisel testers <https://github.com/freechipsproject/chisel-testers>`__ is a library for writing tests for Chisel designs.
`Chisel Testers <https://github.com/freechipsproject/chisel-testers>`__ is a library for writing tests for Chisel designs.
It provides a Scala API for interacting with a DUT.
It can use multiple backends, including :ref:`Treadle` and Verilator.
It can use multiple backends, including things such as Treadle and Verilator.
See :ref:`Treadle and FIRRTL Interpreter` and :ref:`sw-rtl-sim-intro` for more information on these simulation methods.