wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Rename HasCeaseSuccessIO -> HasCeaseIO

Browse Source
This commit is contained in:
Hansung Kim
2024-01-26 17:08:21 -08:00
parent 7d761fdc22
commit 5549967cb5
2 changed files with 11 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
generators/chipyard/src/main/scala/Subsystem.scala
View File

@@ -70,11 +70,11 @@ trait CanHaveChosenInDTS { this: BaseSubsystem =>
} }
} }
trait HasCeaseSuccessIO { this: HasTileNotificationSinks => trait HasCeaseIO { this: HasTileNotificationSinks =>
val success = InModuleBody { val cease = InModuleBody {
val success = IO(Output(Bool())) val cease = IO(Output(Bool()))
success := tileCeaseSinkNode.in.head._1.asUInt.andR cease := tileCeaseSinkNode.in.head._1.asUInt.andR
success cease
} }
} }
@@ -82,7 +82,7 @@ class ChipyardSubsystem(implicit p: Parameters) extends BaseSubsystem
with InstantiatesHierarchicalElements with InstantiatesHierarchicalElements
with HasTileNotificationSinks with HasTileNotificationSinks
with HasTileInputConstants with HasTileInputConstants
with HasCeaseSuccessIO with HasCeaseIO
with CanHavePeripheryCLINT with CanHavePeripheryCLINT
with CanHavePeripheryPLIC with CanHavePeripheryPLIC
with HasPeripheryDebug with HasPeripheryDebug

10
generators/chipyard/src/main/scala/iobinders/IOBinders.scala
View File

@@ -33,7 +33,7 @@ import testchipip.iceblk.{CanHavePeripheryBlockDevice, BlockDeviceKey, BlockDevi
import testchipip.cosim.{CanHaveTraceIO, TraceOutputTop, SpikeCosimConfig} import testchipip.cosim.{CanHaveTraceIO, TraceOutputTop, SpikeCosimConfig}
import testchipip.tsi.{CanHavePeripheryUARTTSI, UARTTSIIO} import testchipip.tsi.{CanHavePeripheryUARTTSI, UARTTSIIO}
import icenet.{CanHavePeripheryIceNIC, SimNetwork, NicLoopback, NICKey, NICIOvonly} import icenet.{CanHavePeripheryIceNIC, SimNetwork, NicLoopback, NICKey, NICIOvonly}
import chipyard.{CanHaveMasterTLMemPort, HasCeaseSuccessIO, ChipyardSystem, ChipyardSystemModule} import chipyard.{CanHaveMasterTLMemPort, HasCeaseIO, ChipyardSystem, ChipyardSystemModule}
import scala.reflect.{ClassTag} import scala.reflect.{ClassTag}
@@ -459,10 +459,10 @@ class WithNICIOPunchthrough extends OverrideIOBinder({
}) })
class WithCeasePunchThrough extends OverrideIOBinder({ class WithCeasePunchThrough extends OverrideIOBinder({
(system: HasCeaseSuccessIO) => { (system: HasCeaseIO) => {
val success: Bool = IO(Output(Bool())).suggestName("success") val cease: Bool = IO(Output(Bool())).suggestName("cease")
success := system.success.getWrappedValue cease := system.cease.getWrappedValue
(Seq(SuccessPort(() => success)), Nil) (Seq(SuccessPort(() => cease)), Nil)
} }
}) })