wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

[docs][ci skip] Address comments

Browse Source
This commit is contained in:
Jerry Zhao
2019-09-28 18:17:42 -07:00
parent 3dbb5508be
commit 48c8e0f571
3 changed files with 9 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
docs/Chipyard-Basics/Debugging-RTL.rst → docs/Advanced-Concepts/Debugging-RTL.rst
View File

@@ -7,13 +7,16 @@ IP, or by modifying existing Chisel generators. Such changes might introduce
bugs. This section aims to run through a typical debugging flow bugs. This section aims to run through a typical debugging flow
using Chipyard. We assume the user has a custom SoC configuration, using Chipyard. We assume the user has a custom SoC configuration,
and is trying to verify functionality by running some software test. and is trying to verify functionality by running some software test.
We also assume the software has already been verified on a functional
simulator, such as Spike or QEMU. This section will focus on debugging
hardware.
Waveforms Waveforms
--------------------------- ---------------------------
The default SW simulators do not dump waveforms during execution. To build The default software RTL simulators do not dump waveforms during execution.
simulators with wave dump capabilities use must use the ``debug`` make target. To build simulators with wave dump capabilities use must use the ``debug``
For example: make target. For example:
.. code-block:: shell .. code-block:: shell
@@ -81,5 +84,6 @@ directory.
Firesim Debugging Firesim Debugging
--------------------------- ---------------------------
Chisel printfs, asserts, and waveform generation are also available in FireSim Chisel printfs, asserts, and waveform generation are also available in FireSim
FPGA-accelerated simulation. See the FireSim docs for more detail. FPGA-accelerated simulation. See the FireSim
`documentation <https://docs.fires.im/en/latest/>`__ for more detail.

1
docs/Advanced-Concepts/index.rst
View File

@@ -10,4 +10,5 @@ They expect you to know about Chisel, Parameters, Configs, etc.
Top-Testharness Top-Testharness
Chip-Communication Chip-Communication
Debugging-RTL
Resources Resources

1
docs/Chipyard-Basics/index.rst
View File

@@ -18,6 +18,5 @@ Hit next to get started!
Chipyard-Components Chipyard-Components
Configs-Parameters-Mixins Configs-Parameters-Mixins
Initial-Repo-Setup Initial-Repo-Setup
Debugging-RTL