wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

fixup! Update MacroCompiler for Chisel 3.4

Browse Source 
Need to collect the annotations into a Seq.
Also updated the macros project tests.
This commit is contained in:
Tim Snyder
2020-10-23 18:02:35 +00:00
parent aca4bd579f
commit 446cb84cbf
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
macros/src/main/scala/MacroCompiler.scala
View File

@@ -656,7 +656,7 @@ class MacroCompilerTransform extends Transform {
def inputForm = MidForm
def outputForm = MidForm
def execute(state: CircuitState) = state.annotations match {
def execute(state: CircuitState) = state.annotations.collect { case a: MacroCompilerAnnotation => a } match {
case Seq(anno: MacroCompilerAnnotation) =>
val MacroCompilerAnnotation.Params(memFile, memFileFormat, libFile, hammerIR, costMetric, mode, useCompiler, forceCompile, forceSynflops) = anno.params
if (mode == MacroCompilerAnnotation.FallbackSynflops) {