wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Add non power of two tests

Browse Source
This commit is contained in:
Edward Wang
2017-07-21 07:30:18 -07:00
committed by edwardcwang
parent 42febeb32a
commit 3cb424cf80
1 changed files with 15 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
tapeout/src/test/scala/transforms/macros/SimpleSplitDepth.scala
View File

@@ -4,6 +4,7 @@ import firrtl.Utils.ceilLog2
import mdf.macrolib._ import mdf.macrolib._
// Test the depth splitting aspect of the memory compiler. // Test the depth splitting aspect of the memory compiler.
// This file is for simple tests: one read-write port, powers of two sizes, etc.
// For example, implementing a 4096x32 memory using four 1024x32 memories. // For example, implementing a 4096x32 memory using four 1024x32 memories.
trait HasSimpleDepthTestGenerator { trait HasSimpleDepthTestGenerator {
@@ -33,7 +34,9 @@ trait HasSimpleDepthTestGenerator {
writeToLib(lib, Seq(generateSRAM(lib_name, "lib", width, lib_depth))) writeToLib(lib, Seq(generateSRAM(lib_name, "lib", width, lib_depth)))
writeToMem(mem, Seq(generateSRAM(mem_name, "outer", width, mem_depth))) writeToMem(mem, Seq(generateSRAM(mem_name, "outer", width, mem_depth)))
val expectedInstances = mem_depth / lib_depth // Number of lib instances needed to hold the mem.
// Round up (e.g. 1.5 instances = effectively 2 instances)
val expectedInstances = math.ceil(mem_depth.toFloat / lib_depth).toInt
val selectBits = mem_addr_width - lib_addr_width val selectBits = mem_addr_width - lib_addr_width
var output = var output =
s""" s"""
@@ -151,9 +154,18 @@ class SplitDepth1024x8_rw extends MacroCompilerSpec with HasSRAMGenerator with H
} }
// Non power of two // Non power of two
class SplitDepth1024x8_rw extends MacroCompilerSpec with HasSRAMGenerator with HasSimpleDepthTestGenerator { class SplitDepth2000x8_rw extends MacroCompilerSpec with HasSRAMGenerator with HasSimpleDepthTestGenerator {
override lazy val width = 8 override lazy val width = 8
override lazy val mem_depth = 1024 override lazy val mem_depth = 2000
override lazy val lib_depth = 1024
compile(mem, lib, v, false)
execute(mem, lib, false, output)
}
class SplitDepth2049x8_rw extends MacroCompilerSpec with HasSRAMGenerator with HasSimpleDepthTestGenerator {
override lazy val width = 8
override lazy val mem_depth = 2049
override lazy val lib_depth = 1024 override lazy val lib_depth = 1024
compile(mem, lib, v, false) compile(mem, lib, v, false)