wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix some doc references

Browse Source
This commit is contained in:
Paul Rigge
2020-05-26 18:24:46 -07:00
parent e6984e412b
commit 312700e9da
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
generators/chipyard/src/main/scala/example/dsptools/GenericFIR.scala
View File

@@ -198,7 +198,7 @@ class TLGenericFIRChain[T<:Data:Ring] (genIn: T, genOut: T, coeffs: Seq[T], para
)) ))
// DOC include end: TLGenericFIRChain chisel // DOC include end: TLGenericFIRChain chisel
// DOC include start: CanHavePeripheryFIR chisel // DOC include start: CanHavePeripheryStreamingFIR chisel
trait CanHavePeripheryStreamingFIR extends BaseSubsystem { trait CanHavePeripheryStreamingFIR extends BaseSubsystem {
val streamingFIR = p(GenericFIRKey) match { val streamingFIR = p(GenericFIRKey) match {
case Some(params) => { case Some(params) => {
@@ -213,13 +213,13 @@ trait CanHavePeripheryStreamingFIR extends BaseSubsystem {
case None => None case None => None
} }
} }
// DOC include end: CanHavePeripheryFIR chisel // DOC include end: CanHavePeripheryStreamingFIR chisel
/** /**
* Mixin to add FIR to rocket config * Mixin to add FIR to rocket config
*/ */
// DOC include start: WithFIR // DOC include start: WithStreamingFIR
class WithStreamingFIR extends Config((site, here, up) => { class WithStreamingFIR extends Config((site, here, up) => {
case GenericFIRKey => Some(GenericFIRParams(depth = 8)) case GenericFIRKey => Some(GenericFIRParams(depth = 8))
}) })
// DOC include end: WithFIR // DOC include end: WithStreamingFIR